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Abstract—This paper shows the design of a hybrid on-chip 
VLSI DC-DC converter for low to medium integrated circuit 
power consumption that combines a switching and a linear 
regulator in parallel. The main goal is to take the best of both 
approaches, obtaining good power efficiency as in switching 
converters with small voltage output ripple as in linear 
converters. While the switching regulator is used to drive most of 
the load current, the linear regulator supplies the required 
current to filter out the steady state ripple due to inductor 
switching without the need of a filtering output capacitor. In 
addition, the latter regulator supplies the required current when 
the load changes abruptly and the inductor current is 
momentarily insufficient. The design has been tested with 
simulations using a standard 180 nm CMOS technology showing 
good performance. 
Keywords—DC-DC converter; hybrid regulator; CMOS; VLSI 
design; power electronics; first-generation current conveyor (CCI). 
I.  INTRODUCTION 
The main advantage of switching DC-DC power converters 
[1] is their high efficiency that, although not being 100% due 
to circuit losses, it is near this optimal value. However, they 
present some important problems as their complexity, they are 
prone to produce electromagnetic interferences to neighboring 
circuits, and they require bulky capacitors to reduce output 
voltage ripple. The alternative to switching converters is series 
linear regulators [2]. This kind of regulators have several 
advantages but they also suffer from the serious disadvantages 
as having a reduced power efficiency and requiring large 
series-pass transistors to drive output current. 
Hybrid regulators that embed a linear regulator and a 
switching converter are compact circuit topologies for the 
implementation of DC/DC voltage regulators. In addition, they 
preserve the well-known advantages of the two previously 
presented alternatives; that is to say, they achieve both 
moderately high efficiencies –by virtue of the switching 
regulator– together with fast wideband ripple-free regulation –
by virtue of the linear regulator–. These hybrid structures are 
of strong interest when power supplies are required to drive 
large output currents and have a fast response to load 
variations as in modern microprocessors systems [3] or in 
wideband adaptive supply of RF power amplifiers. 
In this paper, a CMOS design of a DC-DC regulator based 
on a linear-assisted topology is presented for an on-chip 
application. The design must guarantee the electric power 
supply for a critical load that needs a constant supply value of 
1.1 V, and load current from 0 to 15 mA. In particular, this load 
is an analog design (included in the same chip) that consists of 
a continuous time filter for MEMS signal filtering with its 
central-frequency and quality-factor control loops. The range 
of the regulator input voltage is from 1.6 V to 1.8 V. 
II. PROPOSED ARCHITECTURE FOR THE HYBRID DC-DC 
CONVERTER 
Let’s consider a series linear regulator that supplies a load 
RL with constant output voltage Vout. With the objective of 
reducing the dissipated power in the series-pass transistor of 
the regulator, it is also necessary to reduce the current through 
the regulator as far as possible below a certain maximum 
value. In case the load current should be higher than this 
maximum value, it is possible to introduce a buck (or step-
down) switching converter into the structure. This second 
block will be connected in parallel with the first one, and will 
provide the excess current that the series linear regulator fails 
to supply. The original idea, which is presented and analyzed 
in [4], needs a clock signal for the switching converter.  
The proposed configuration in this paper, which was first 
presented in [5], and it is improved in many aspects here, is 
shown in Fig. 1. It uses a current-mode analog hysteresis 
comparator CMP that switches transistor MP on and off, and 
fixes the switching frequency. Notice that the main objective 
of the switching converter is to provide the excess of current 
that the linear regulator fails to supply. 
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Fig. 1. Basic structure of the proposed linear-assisted voltage regulator or 
hybrid DC-DC converter. 
In a first approximation, consider CMP without hysteresis. 
If the load current is below a boundary current value, named 
switching threshold current, Iγ, the output of CMP is held low. 
Thus, the switching converter will be disabled and the current 
through inductor L will be zero. As a result of this, the linear 
regulator supplies all the required current by the load RL 
(Ilin=Iload). However, when the load current increases slightly 
beyond this limit current Iγ, the comparator output will switch 
to high, switching on transistor MP and increasing Iind(t) 
linearly. Then, Ilin(t) will decrease also linearly until it is below 
Iγ. At this moment, the comparator switches its output from 
high to low, switching off MP and, as a consequence, 
decreasing Iind(t). After that, when Iind(t) decreases so that 
Ilin(t)>Iγ, CMP switches from low to high, repeating the cycle 
again. Notice that, in order to limit the switching frequency to 
avoid increasing the switching losses significantly, it is 
convenient to add a hysteresis to the analog comparator CMP. 
Note that the exact switching points (that is, the hysteresis) 
of the comparator are only important to fix an exact switching 
frequency but they do not strongly affect line or voltage 
regulations. Thus, high precision circuits are not required for 
this task. 
As an additional advantage, it is important to highlight that 
typical low-pass filtering capacitors at the output terminal of 
switching converters (which can be large in some 
applications), are not necessary in this structure as the linear 
regulator implements an efficient low-pass filtering function 
[6]. 
III. DESIGN OF THE DC-DC CONVERTER 
The circuit has been designed using TSMC 0.18 μm 
Mixed-Signal/RF CMOS technology with a 1.8 V power 
supply voltage, double well and normal and low threshold 
voltage MOS transistors. All devices are integrated on-chip 
except the off-chip inductor of the switching converter. 
A. Complete VLSI System 
Fig. 2 shows the complete schematics of the hybrid DC-
DC regulator which consists of an operational amplifier (OA) 
as the linear regulator, and, on the other hand, a power 
PMOSFET switch (MP) with its corresponding protection 
diode (D1), an off-chip inductor (L) and a diode (D2) as the 
switching converter. In addition, a first-generation current 
conveyor (CCI) as a current sensor, a hysteric current 
comparator (CMP) as the control circuit of the switching 
converter, and a resistive voltage divider (R1 and R2) as the 
output voltage sensor complete the schematic. 
Operation of the design is as follows. The resistive voltage 
divider, composed of resistors R1 and R2, divides the output 
voltage and feds it back to the operational amplifier. Then, the 
amplifier fixes the output of the converter to a stable voltage 
that depends on the reference voltage Vref, as long as amplifier 
gain and bandwidth is enough to compensate load and line 
variations. In order to sense the linear regulator output current, 
it is sensed using SENSEFET technique [7]. The output 
current of the amplifier is also copied and divided by 200 by 
connecting a secondary output of the amplifier to X port of the 
CCI. This secondary output is an AB output stage identical to 
the principal output and it is connected to the same input node 
but its transistors 200 are times narrower. Thus, as the CCI 
copies the voltage from its Y terminal to its X terminal and as 
output conductance of the secondary output of the amplifier is 
200 times smaller than impedance at its principal output, 
current driven by X terminal is 200 times smaller than current 
driven by the output of the linear regulator. This current can be 
used to sense the amount of current supplied by the linear 
regulator. Note that a simpler CCI can be used instead of a 
more complex CCII because it is not necessary an exact copy 
of current supplied to the charge, and a 0.5% current driven to 
port Y is not a problem for the correct behavior of the system. 
 
Fig. 2. Schematics of the complete hybrid DC-DC converter. The lower 
output of the operational amplifier is its secondary output, which has the 
same conductance divided by 200 than its primary output. 
 
Fig. 3. Schematics of the voltage linear regulator. Bulk connections are not 
shown except when they are not connected to ground or to the power source 
(Vin). Vout is de primary output and V’out is the secondary output with 
transistors 200 times narrower. Note that Vin is the power supply connected to 
most PMOS sources and bodies. 
Current driven at X port is copied by the CCI at its Z port, 
which in turn is fed to the hysteresis current comparator 
negative input. Then, this magnitude is compared with a 
reference current so that the PMOSFET power switch (MP) is 
controlled to work for large output currents (ireg(t)>Iγ), and it is 
opened for small output currents (ireg(t)<Iγ). 
B. Voltage Linear Regulator 
The implementation of the CMOS linear regulator is 
shown in Fig. 3. It consists of a Miller OTA voltage amplifier 
(M1~M7) with a level shifter (M8~M11), and a primary 
(M12~M13) and a secondary (M14~M15) class AB output stages. 
The latter transistors are 200 times narrower than transistors at 
the principal output stage. Thus, when V’out is set to the same 
voltage as Vout, the output current supplied by the secondary 
output stage is 200 times smaller than the output current 
supplied by the primary output stage. It should be noted that, 
in order to increase the available voltage range of the 
amplifier, transistors M12~M15 are low threshold voltage 
transistors. As the output voltage is closer to Vin than to 
ground, the NMOS transistor (M13) that connects the output to 
Vin is the most critical one and its gate-to-source voltage 
(VGS13) must be minimized while PMOS transistor M14 gate-to-
source voltage (VGS14) may be higher without compromising 
the performance of the converter. 
C. Current Detector 
To detect the current driven by the linear regulator a 
SENSEFET structure has been used. To get a proportional 
current to the linear regulator output current, the voltage at the 
primary output of the operational amplifier is copied to its 
secondary output. This process is performed by a first 
generation current conveyor (CCI) [8]. The most important 
drawback of this kind of current conveyor is that input Y drives 
the same current as input X, thus, distorting the exact measure 
of the output current of the operational amplifier. To overcome 
this problem, a second generation current conveyor (CCII) 
would be required. However, as current driven by X is two 
orders of magnitude smaller than current driven by the linear 
regulator, a simpler CCI (although less precise) is more 
appropriate than a CCII to reduce circuit complexity and 
power consumption. 
Fig. 4 shows the schematics of the current conveyor used 
in the design. Transistors M27, M28 and M30 copy input current 
from terminal X to terminal Y and Z, respectively, and 
transistors M29 and M30 copy the voltage from terminal Y to 
terminal X as ID29=ID30, thus, VGS29=VGS30 and, consequently, 
VX=VY. 
 
Fig. 4. Type-I Current Conveyor. Bulk connections not shown are connected 
to ground and power source (Vin). 
D. Hysteresis Current Comparator 
To compare the current supplied by the linear regulator 
with a reference current and control the power switch, the 
hysteresis current comparator in Fig. 5 is used [9]. The 
comparator consists of a decision circuit (transistors M16~M19), 
an output buffer consisting of a differential gain stage 
(M20~M24), and an inverter (transistors M25 and M26) to shape 
the output to logical values and drive the power switch. 
The decision circuit operation is as follows. Transistors 
M16~M19 dimensions are such that 16=19=A, and 
17=18=B. Also, let’s assume that current ip is much larger 
than current in. Under this circumstance, M16 and M18 are on. 
Then, as M18 decreases VSD18, it sets von closer to Vin and cuts 
off M17 and M19. As a consequence, M16 drives all ip and: 
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Fig. 5. Hysteresis current comparator 
Then, as current ip decreases and/or current in increases, 
switching starts to take place when source-gate voltage of M19 
is equal to vTHP. As vSG19 is increased beyond vTHP, by further 
increasing in/decreasing ip, M17 starts to take current away from 
M16. This decreases vSD16,17 and, thus, it turns M18 off. 
When M19 is just about to turn on,  this is to say, when vSG19 
is approaching vTHP but the drain currents of M19 and M17 are 
still zero), M18 and M16 drain currents are: 
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As M18 has the same drain current as M16, we can write the 
first switching point of the hysteresis comparator: 
 ·
A
n p
Bi i   (3) 
The same reasoning can be made for in>ip and we get the 
other switching point: 
 ·
B
n p
Ai i   (4) 
Thus, notice that unequal s fix comparator hysteresis. In 
our design, we have set A=2B, and Iref=5 A. As a 
consequence, the comparator switches at in=2.5A and 
in=10A, which corresponds to linear regulator currents 200 
times larger i1=0.5 mA and i2=2 mA, respectively. 
IV. SIMULATION RESULTS 
The design has been validated by simulations where all 
devices are modeled using 0.18 μm technology from TSMC 
with double well and normal and low threshold voltage 
transistors. The design must guarantee a constant output 
voltage of 1.1 V with an input from 1.5 to 1.8 V and a variable 
load current from 0 to 15 mA. Plot in Fig. 6 shows the transient 
behavior of the output voltage (Vout), load current (Iload), 
inductor current (IInd) and linear regulator current (Ilin) when 
load current suddenly switches from 0 to 15 mA, and vice 
versa. Note that the linear regulator supplies current to the load 
when the switching converter cannot supply it due to the 
sudden change at load impedance at 20 μs or sinks the excess 
current when load current is reduced abruptly. In addition, the 
linear regulator supplies the current required to compensate the 
switching behavior of current at the inductor and maintain the 
output stable. The voltage output is kept stable at 1.1 V except 
a small ripple of few mV when load current has a sudden 
change. 
 
Fig. 6. Transient behavior of the proposed DC-DC hybrid converter to a 
current step from 0 to 15 mA, and vice versa showing its line regulation. 
Output voltage (Vout): straight line; load current (Iload): slashed line; Inductor 
current (Iind): dotted line; linear regulator current (Ilin): slash-dotted line. 
 
Fig. 7. Line regulation of the proposed hybrid DC-DC converter. Output 
voltage (Vout): black dots; ripple voltage (Vr): blue crosses. 
 
Fig. 8. Power efficiency of the proposed hybrid DC-DC converter for 
different load currents from 1 to 15 mA. 
In Fig. 7 the output voltage (Vout) and the ripple output 
voltage (Vr) are plotted for different input voltages (Vin). The 
DC-DC converter can drive a proper output for input voltages 
above Vin=1.45 V with a constant output close to the nominal 
value, and a small ripple voltage (2 mV). 
Finally, in Fig. 8 the power efficiency of the whole system 
is plotted for different load currents. As expected, the power 
efficiency increases for increasing load currents up to 70% as 
the ratio of current supplied by the switching converter and 
current supplied by the linear regulator increases. 
V. CONCLUSIONS 
Taking advantage of CMOS technology to implement on-
chip DC-DC converters, this paper has shown the 
implementation of a CMOS hybrid or linear-assisted DC-DC 
regulator. Firstly, the paper shows that the proposed structure 
is well suited for voltage regulation for small to medium power 
consumptions of integrated circuits and achieves good static 
and dynamic characteristics. Secondly, it shows that the linear 
regulator, on one hand, eliminates the need for a filtering 
output capacitor and, on the other, it is able to supply sudden 
load current steps until the switching converter can supply the 
required current while keeping the output voltage stable with 
low ripple. While the switching converter supplies most of the 
steady-state current achieving good power efficiency, the 
linear regulator in parallel notably improves load regulation 
compensating fast load current variations. In this way, the 
design combines the best of linear and switching regulators 
compensating the drawbacks of both of them. Simulation 
results demonstrate the feasibility of the proposed structure 
and its appropriate load and line regulations. 
ACKNOWLEDGMENT 
This work has been partially supported by the Spanish 
Ministry of Science and Innovation by project TEC2010-
15765/MIC. 
REFERENCES 
[1] R. W. Erickson, and D. Maksimovic, “Fundamentals of Power 
Electronics”, 2nd edition, Ed. Kluwer Academic Publishers, 2001. 
[2] V. Grupta, G. A. Rincón-Mora, and P. Raha, “Analysis and Design of 
Monolithic, High PSR, Linear Regulator for SoC Applications”, 
Proceedings of the IEEE International SoC Conference, pp. 311-315, 
2004. 
[3] V. Yousefzadeh, E. Alarcon, and D. Maksimovic, “Band Separation and 
Efficiency Optimization in Linear-Assisted Switching Power 
Amplifiers”, 37th IEEE Power Electronics Specialists Conference 
(PESC’06), pp. 1-7, 18-22 Jun. 2006. 
[4] H. Ertl, J. W. Kolar and F. C. Zach, “Basic Considerations and 
Topologies of Switched-Mode Assisted Linear Power Amplifiers”, 
IEEE Transactions on Industrial Electronics, vol. 44 (nº 1): pp. 116-123, 
February 1997. 
[5] J. Cosp and H. Martínez, “Design of an On-Chip Linear-Assisted DC-
DC Voltage Regulator”, Proceedings of the 20th IEEE Inf. Conf. on 
Electronics, Circuits and Systems (ICECS’13), in press, December 2013 
[6] H. Martínez, and A. Conesa, “Modeling of Linear-Assisted DC-DC 
Converters”, 18th European Conference on Circuit Theory and Design, 
(ECCTD 2007), Desember 2007. 
[7] H. P. Forghani-Zadeh, and G. A. Rincon-Mora, “Current-sensing 
techniques for DC-DC converters”, Proceedings of the 45th IEEE 
Midwest Symposium on Circuits and Systems (MWSCA-2002), Vol. 2, 
pp. II-577 – II-580, August 2002.  
[8] A. S. Sedra and G. W. Roberts, “Current Conveyor, Theory and 
Practice”, in Analogue I.C. Design: The Current-mode Approach, C. 
Toumazou, F. J. Lidgey, and D. Haigh, Eds., Circuit and Systems series, 
Peregrinus on behalf of IEE, London, 1990, pp.127-180. 
[9] R. J. Baker, “CMOS Circuit Design, Layout, and Simulation”, 
Hoboken, New Jersey, IEEE Press, Wiley, 2010 
